FPGA Implementation of an AC3 Decoder
نویسندگان
چکیده
The aim of this thesis is to explore the possibility of integrating an AC3 audio decoding module into the company’s current product. Due to limited left resources on the FPGA chip in the company’s current product, the focus of this thesis is to be resource efficient. In this thesis, a system for AC3 audio decoding is designed and implemented. In order to use less logic on FPGA, PicoBlaze soft processor is used to control the whole processing flow. The system is designed and synthesized for a Spartan-6 FPGA which can be easily ported to the company’s current platform.
منابع مشابه
FPGA Implementation of Cyclic Code Encoder and Decoder
This paper presents Cyclic code Encoder and Decoder with its soft core design as well hardware implementation on FPGA. The design includes both encoder and decoder part that can be used in a communication system for encoding a message at the transmitter and decoding it, detecting error and correcting it on the receiver part. The source code for Encoder and Decoder has been formulated in VHDL ( ...
متن کاملLow Power IEEE 802.11n LDPC Decoder Hardware
In this paper, we present a low power hybrid low-density-parity-check (LDPC) decoder hardware implementing layered min-sum decoding algorithm for IEEE 802.11n Wireless LAN Standard. The LDPC decoder hardware, which has 27 check node datapaths and 24x162 variable node memory, is implemented in Verilog HDL and verified to work correctly in a Xilinx Virtex II FPGA. For 648 block length and 1/2 cod...
متن کاملA Memory Efficient FPGA Implementation of Quasi-Cyclic LDPC Decoder
Low-Density Parity-Check (LDPC) code is one kind of prominent error correcting codes (ECC) being considered in next generation industry standards. The decoder implementation complexity has been the bottleneck of its application. This paper presents an implementation of Quasi-Cyclic Low-Density Parity-Check decoder by using FPGA. Modified Min-Sum decoding algorithm is applied to reduce the memor...
متن کاملAn FPGA realization of simplified turbo decoder architecture
The key issue of applying Turbo codes is to find an efficient implementation of turbo decoder. This paper addresses the implementation of a simplified and efficient turbo decoder in field programmable gate array (FPGA) technology. A simplified and efficient implementation of a Turbo decoder with minor performance loss has been proposed. An integer Turbo decoder based on the standard 2’s complem...
متن کاملDesign and Implementation of MIMO-OFDM us-ing Encoding and Decoding techniques on FPGA
In this paper, we present a memory-efficient and faster convolution encoding and adaptive viterbi decoding implementation technique for MIMO-OFDM communication systems on FPGA. A method for the 1/3 convloution encoder and Modified viterbi decoder design used for coding techniques on FPGA. Our design utilizes the minimum required on-chip memory for the MIMO-OFDM implementation. Using the propose...
متن کامل